Photodefinable polybenzoxazole (PBO) has been integrated as intermetal dielectric in GaAs hetero-junction bipolar transistor (HBT) technology. Process module optimization and integration studies were performed and the results and process flow were compared to those of dry-etch polyimide. The photodefinable PBO is shown to allow the intermetal dielectric process flow to be simplified and the number of processes and equipment to be reduced. Results show that PBO has more planarity than polyimide, when coated on GaAs HBT wafers, which typically have significant topography. The photolithography coat, expose, and develop processes were optimized to obtain the desired dielectric thickness and the required via dimension and sidewall profile, in addition the removal of the PBO from the die street. The PBO thermal curing process was performed at 300 o C, while plasma ashing was performed to remove any PBO residue from the bottom of the vias. These results show that the photodefinable PBO film is compatible with, is suitable for, and can be integrated as intermetal dielectric in GaAs HBT technology.
Introduction
Spin-on polymer dielectrics have been widely used for various applications in semiconductor device fabrication, including in the processing of silicon and compound semiconductors, such as GaAs. They are primarily used as intermetal dielectric, redistribution layer, stress buffer and mechanical protection layer, and as encapsulant in packaging [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] . Many of these spin-on dielectrics, which include both organic and inorganic films, such as benzocyclobutene (BCB), spin-on glass (SOG), siloxane, polyimide, and polybenzoxazole (PBO) have excellent electrical, chemical, and mechanical characteristics [1, 4, 9, 10, [15] [16] [17] . In order to achieve these desired film characteristics, most of these polymers typically have to be thermally cured at high temperatures [5, 10, 12, [17] [18] [19] .
In general, the maximum temperature that can be employed in GaAs technology, including GaAs hetero-junction bipolar transistor (HBT) technology, is 300 o C or lower. This is due to the degradation of the materials typically used in this technology at higher temperatures, which include the metals used as contact materials to the GaAs devices and epitaxial layers [5, 7, [20] [21] [22] [23] [24] . As a result, spin-on polymer dielectrics that have a curing temperature that is higher than 300 o C cannot be used. Furthermore, if a polymer dielectric is considered for use as intermetal dielectric in GaAs technology, it has to be compatible with the interconnection patterning and metallization methods that are used in the technology. The metallization techniques typically used in GaAs technology may include e-beam evaporation, sputtering, and electroplating, while the patterning and removal methods may include wet or dry etch, and photoresist, dielectric, and metal liftoff [22] [23] [24] [25] [26] [27] [28] . Depending on the processes used, different photoresist, dielectric, and metal profiles may be obtained, which will result in different electrical and mechanical characteristics of the film and the devices fabricated.
An important consideration in the evaluation of a polymer dielectric as intermetal dielectric for GaAs technology is the planarity of the film when coated on top of the underlying topography, including the metal interconnections, and the transistor and epitaxial structures. In GaAs HBT technology, there are mesas, pedestals, and trenches, which are created, when fabricating the emitter, base, and collector of the hetero-junction bipolar transistors, which topography difference may be larger than 2 m. Furthermore, the metal interconnection thickness in GaAs technology typically ranges from 1 m to 6 m, unlike the much thinner metal used in Si technology [7, [22] [23] [24] [27] [28] [29] . This thicker metal will increase the topography on the GaAs HBT wafer. So, when measured from the bottom of the lowest topography (bottom of the collector trench and the die street) to the top of the highest topography (top of the Metal 1 on the emitter mesa of the HBT), the topography height difference on a GaAs HBT wafer may well be 3 m or larger. Figure 1 shows the focus-ion beam scanning electron microscopy (FIB/SEM) image of the GaAs HBT region, including the emitter mesa, the base pedestal, and the collector trench, after 1 m Metal 1 deposition and patterning, and before intermetal dielectric application. Figure 2 (a) shows a 1 m thick metal interconnection serpentine test structure with 1.0 m linewidth and 1.1 m linespace, while Figure 2 (b) shows a 2 m thick metal interconnection serpentine test structure with 2 m linewidth and 2 m linespace, both before intermetal dielectric application. As can be seen, the thicker the metal interconnection is, the larger the topography is. These images show that it is important for the intermetal dielectric to completely coat, cover, and fill the gaps and the underlying topography with good planarity, including in the trenches and between the 
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GaAs HBT metal spaces. A planar intermetal dielectric surface on various topographies will make multilevel metallization less challenging and allow devices to be built on top of each other [7, 29] . This will in turn allow and make possible the simplification of circuit designs, and the shrinking and reduction of the die size.
One of the most widely used spin-on polymer dielectric for GaAs HBT technology is polyimide. Polymide has good mechanical and electrical characteristics, including low dielectric constant (=2.8-3.3) [3] [4] [5] 8, 15, 25, 27, 31, 32] . Typically, the type of polyimide used is dry-etch polyimide and is applied by spin-coating the film on the wafer and then curing in a thermal convection oven. The via and intermetal dielectric patterning is performed by via photoresist coat, followed by via expose and develop processes. The polyimide is then dry-etched to open the vias and remove the polyimide from the die street, followed by performing via photoresist removal and cleaning, and then overlying metallization and patterning. However, this method is lengthy, inefficient, and costly, and requires a number of different equipment. Furthermore, the via profile of the dry-etch polyimide has severe slope (closer to vertical) with sharp angle at the top edge of the via. When overlying metal is deposited by e-beam evaporation on top of the via, in most cases, the metal will have poor step coverage and conformality on the via sidewall, and will result in metal cracks. Figure 3 (a) and (b) show a via with Metal 2 completely filling the via, and a via with partial Metal 2 inside, respectively. In both cases, the overlying Metal 2 has sidewall cracks on the via sidewall, due to the poor metal step coverage. These metal cracks will lead to high via resistance, and will result in device performance degradation and reliability failures [27, 33] . Many of the existing polyimide and other polymer dielectric materials have to be cured at high temperature and therefore are not compatible with GaAs technology. Additionally, some of these films are not chemically resistant against and are not compatible with the materials and chemicals typically used in GaAs technology, such as electroplating chemicals, N-methyl-2-pyrrolidone (NMP), hydrogen peroxide, and acetone [2, 5, 7, 10, [22] [23] [24] [25] [26] [27] [28] . It is also known that polyimide and many other polymer dielectric films typically have high moisture absorption characteristics [3] [4] [5] 7, 10, 12, 16, 17, 25, [29] [30] [31] [32] . All these incompatibilities can lead to degradation, cracks, and delamination of the polymer, and absorption of moisture and chemicals into the film, resulting in device performance and yield loss, and reliability failures [5, 7, 10, 27, 28, 31, 32] .
Recently, polybenzoxazole has become the polymer of choice for many thin-film semiconductor applications. Similar to polyimide, PBO has low dielectric constant (=2.9-3.2) and has good mechanical characteristics [2] [3] [4] [5] 7, 14, 27, 28] . Additionally, PBO has the advantage of not having the polar carbonyl group (C=O) that polyimide has. Figure 4 shows the structure difference of a PBO monomer, compared to a polyimide monomer which has the carbonyl group. The absence of this carbonyl functional group in PBO prevents the formation of hydrogen bond between the polymer and water, and therefore resulting in less water absorption in PBO film, compared to in polyimide.
PBO Polyimide
PBO material is also known for its excellent thermal stability and thermooxidative resistance [2] [3] [4] [5] 14, 18, 32] . The material is also easily processed, and with photoactive compounds or photosensitizers, acts as a photoresist or hardmask during etching [1, 5, 9, 16, 27, 34, 35] . The use of photosensitive and photodefinable PBO as intermetal dielectric will simplify the process flow, by reducing the number of process steps, improving the cycle time, and reducing the number of equipment used, when compared to dry-etch polyimide. In the PBO intermetal dielectric flow, the photoresist coating and removal, and polymer dry-etch and clean processes that are typically used when dry-etch polyimide is used as intermetal dielectric, can be eliminated. Furthermore, the developer that is used with this photodefinable PBO is tetramethyl ammonium hydroxide (TMAH) in water, an environmentally benign aqueous solution.
In this study, we have characterized, developed, optimized, and integrated photosensitive and photodefinable PBO film as an intermetal dielectric in GaAs HBT technology. We evaluated the PBO process flow, including all the individual process modules that are required to process the material, and compared to the dry-etch polymide process flow and its process steps. The optimization of each module was discussed in order to resolve any integration issues, including the planarity of the film, the temperature requirements, the via requirements, and the compatibility of the photosensitive PBO material to GaAs HBT technology as an intermetal dielectric.
Experimental
The polybenzoxazole (PBO) polymer dielectric used in this study is XP8851-X1 from HD MicroSystems and was applied to the wafers by spin-coating method. The film is a positive-tone, photosensitive, and photodefinable material, and comprises the PBO precursor, which is a polyamide, the photoactive compounds and crosslinkers, in addition to the solvents of 2-methoxy-1-methylethyl acetate and -butyrolactone. The photopackage in this PBO material is sensitive to the typical broadband exposure between 350 and 465 nm.
The wafers used in this investigation are 150 mm diameter GaAs <100> wafers, which were either bare GaAs test wafers, or GaAs hetero-junction bipolar transistor (HBT) device-patterned wafers. The GaAs devices, including the hetero-junction bipolar transistors and other active and passive devices, and the metal interconnections were fabricated using a GaAs HBT technology utilizing various metals and dielectrics deposition and patterning process steps. The films were deposited or coated on underlying patterned HBT and interconnection metal (Metal 1), which comprises evaporated Ti/Au/Ti stack with a thickness of 1 or 2 m. The thickness of the PBO film coated ranges from 2.4 to 4 m, measured as-coated on bare GaAs wafers.
Since the PBO is photosensistive and photodefinable, the via photolithography and patterning was performed by exposing and developing the intermetal dielectric film. The expose process step was performed using an i-line stepper, while the develop process step was performed in an aqueous solution of tetramethyl ammonium hydroxide (TMAH), after which the film is then thermally cured at 300ºC for 1 hour in an convection oven. Ashing of the vias in an oxygen plasma environment is performed after the develop process step to ensure the cleanliness inside the vias. After the via patterning, curing, and ashing, the GaAs wafers were then metal-patterned and deposited with evaporated overlying top metal (Metal 2) of Ti/Au/Ti stack with a thickness of 2 m. The metal patterning was performed using metal liftoff process, which uses the chemical N-methyl-2-pyrrolidone (NMP).
The results obtained from the photodefinable PBO intermetal dielectric process were compared to those obtained from a typical dry-etch polyimide process. The polyimide used was PI2610 from HD MicroSystems. The polyimide was spun with an as-coated thickness of 2 m on GaAs wafers, and was then thermally cured at 300ºC for 1 hour, after which the via photoresist was applied on top of the polyimide. Via patterning was performed by exposing and developing the photoresist, dry-etching the polyimide in oxygen-based plasma chemistry to open the vias, removing the polyimide from the street, cleaning and ashing the vias, and stripping and removing the photoresist.
Focus-ion beam scanning electron microscope (FIB/SEM) analysis was performed using a FEI Nova 600i dual beam system to evaluate the planarity and gapfill capability of spin-on PBO and polyimide intermetal dielectric films. Furthermore, the profile of these films and the vias formed on top of both the hetero-junction bipolar transistors and metal interconnections were studied and compared. Additionally, the step coverage, conformality, and continuity of the overlying metal (Metal 2) into the vias and on top of these dielectrics with various topographies were analyzed as well.
Results and Discussion
Thickness and Coating Process -In order to be able to use the spin-on PBO polymer as intermetal dielectric in GaAs HBT technology, the PBO spin-speed thickness curve was collected on bare test wafers and the results were evaluated and correlated to the thickness on actual GaAs HBT device wafers with the topography. Figure 5 shows the spin-speed curve of the PBO as-coated, after develop, and after develop and cure processes, with the thicknesses plotted as a function of the spin-speed. As can be seen, the as-coated thickness of the PBO was reduced in subsequent develop and cure process steps. The spin speed curve shows that the PBO can be coated over a wide range of thickness, ranging from as-coated thickness of 2.
The desired PBO thickness can be obtained by optimizing the coat and the subsequent develop and cure process steps, and can be selected based on the thickness requirement on top of the underlying topography and on the electrical, mechanical, and reliability requirements of the devices.
Figures 6 (a) and (b) show the after cure images of the hetero-junction bipolar transistor region on GaAs wafer coated with 2.4 m and 3 m thick PBO film, while Figure 6 (c) shows the after-cure image of a wafer coated with 2 m polyimide film. Figures 7 (a) -(c) and Figures 8 (a)-(c) show the cured PBO with the same 2 different thicknesses and the cured polyimide on top of a large metal plate on a base pedestal mesa and on top of metal interconnection serpentines, respectively. As can be seen, the PBO is significantly more planar, as compared to polyimide, when the same thickness of dielectric material (of about 0.9 m) was targeted and achieved on top of the highest topography (which is the metal on top of the emitter in the HBT) as shown in Figure 6 .
Expose Process -The photolithography expose process of the PBO was developed and optimized by performing typical focus-exposure matrix experiments in order obtain a condition that resulted in vias that are resolved and open, with the desired dimension and sidewall profile. The dimension and sidewall profile of the via is important in GaAs technology, as in many cases, e-beam evaporation or sputtering method is used for metallization. These methods requires that the via sidewall profile to be more positive (or less vertical with less severe slope) with no sharp angles in the via in order to obtain better metal step coverage and conformality, and avoids cracks in the metal inside the via. The photolithography process is made more complex due to the varying thickness of PBO that is present across the circuit on the GaAs wafers, due to underlying topography. For instance, the PBO is thickest on the lowest location in the circuit, such as in the collector trench and the die street, while it is thinnest where the topography is highest, such as on top of emitter. As a result, the via dimension and profile depends on its location and underlying topography. Therefore, it is critical that the expose process results in vias that are resolved, with the desired dimension and sidewall profile on both high and low topography, and at the same time results in the complete removal of the thicker PBO from the die street with no residues.
Figures 9 (a) and (b) show the effects of increasing the dose and focus (or more positive) during the via exposure of the PBO film on top of the high topography, which is the HBT, while the Figures 10 (a) and (b) and 11 (a) and (b) show the effects on top of the vias located at lower topography and that of PBO removal in the street region, respectively. As can be seen, the photolithography process can be optimized to modify the via dimension and sidewall profile, and can be optimized to obtain the desired via physical and electrical characteristic and at the same time remove the PBO completely from the street.
Develop Process -The develop process of the PBO was performed using tetramethyl ammonium hydroxide (TMAH) to develop and open the vias and remove the PBO from the street, after the expose process. The process can be optimized by modifying the length of the develop time. Figures 12 and 13 show the vias on top of the HBT and the vias at lower topography, respectively, as the develop process time is increased. As expected, the dimension of the vias was enlarged, as the develop time was increased. Due to the material characteristics, the TMAH will not only develop and dissolve the exposed areas of the photodefinable PBO, but also continuously slightly remove the unexposed areas, as well. Figures 14 and 15 show the develop rate of the exposed PBO and the unexposed PBO as a function of time, measured on bare GaAs test wafers. As can be observed, the develop rate of the unexposed area is about 10 times slower than that of the exposed area (0.0038 m/sec vs. 0.04 m/sec). Therefore, in the optimization of this develop process, it is important not to over-develop the PBO material. Over-development of the PBO will result in the reduction of PBO thickness across the GaAs wafer, in addition to the increase in the dimension of the exposed areas.
Thermal Curing Process -The thermal curing of PBO determines the final film mechanical, chemical, and electrical material characteristics. During this curing process, cyclization and crosslinking of the PBO material occurs. PBO cyclization is the reaction, in which the ring closure in the PBO precursor occurs to form the cyclic PBO polymer, while PBO crosslinking is the reaction in which adjacent PBO polymer chains react and are bonded together [5] . The PBO curing was performed at 300 o C for 1 hour. This 300 o C is also the same as the highest temperature that typically the GaAs HBT device wafers may be exposed to in any of the processes performed after the intermetal dielectric process. Therefore, there will not be any additional significant change in PBO film characteristics and there will not be any out-gassing that will occur in subsequent process steps. Figures 16, 17, and 18 show the via on top of the HBT, via at a lower topography, and the die street region, before and after thermal cure. As can be seen, the cure process reduced and shrank the PBO thickness and made the via sidewall profile and the PBO profile in the street less vertical and with a less severe slope. This type of via profile will improve the overlying metal step coverage and conformality, when the metal is deposited by e-beam evaporation or sputtering methods, typically performed in GaAs technology.
Plasma Ashing Process -Plasma ashing is performed in order to ensure the cleanliness of the vias and the die street, as in some cases, there are PBO residues remaining in those areas, even after the develop process. Residues in the via will result in high via resistance, and device performance degradation and failures, while incomplete PBO removal from the die street may result in die singulation issues. The ashing process is performed using oxygen plasma, and the processing power, temperature, time, pressure, and gas flow can be adjusted in order to optimize the process. Since the ashing is performed on the whole wafer, the process will remove PBO from all areas on the wafer, and not only the PBO residue in the vias. Therefore, this process has to be optimized to make sure that no over-ashing is performed, which may significantly increase the dimension of vias and reduce the thickness of the PBO. Figures 19 (a) and (b) show a via with PBO residue at the via bottom after the develop process and after the cure process, respectively. Figure 19 (c) shows that the ashing process step resulted in the complete removal of the PBO residue from the bottom of the via. 
Photodefinable PBO vs. Dry-Etch
Polyimide -Dry-etch polyimide is one of the most widely used spin-on intermetal dielectric in GaAs HBT technology. The process flow typically includes the polyimide coat and cure, via photoresist coat, expose and develop, and polyimide dry-etch, photoresist and polymer removal, clean, and ashing. This process flow is significantly lengthy and costly, and the polyimide obtained typically has high moisture absorption characteristics. The photodefinable PBO intermetal dielectric flow, on the other hand, is simple and has significantly less process steps. The flow comprises PBO coat, expose, develop, and cure, followed by ashing. Therefore, there is no photoresist coat and removal needed and no dry-etch process and equipment is required to open the vias and remove the intermetal dielectric in the street. Furthermore, the PBO is known to have low moisture absorption characteristics, which makes this polymer more attractive than polyimide.
Figures 20 (a) and (b), 21 (a) and (b), and 22 (a) and (b) compare the photodefinable PBO vs. dry-etch polyimide in the GaAs HBT region, and lower topography via, and the Metal 1 serpentine areas, after the wafers have completed wafer fabrication, which include the overlying Metal 2 and final passivation layers. As can be seen, the PBO film is significantly more planar than polyimide, which is preferred for multi-level metallization, as more devices can be built on top of each other. Furthermore, the sidewall profile of the vias with PBO as the intermetal dielectric shows a much more positive and less severe slope with no sharp angles, which improves the overlying metal step coverage, conformality, and continuity into the vias. Additionally, there were no issues obtained, when using NMP during metal liftoff process to perform the overlying metallization and patterning. These data also show that the PBO is chemically resistant against the NMP, with no delamination of and no absorption of NMP into the PBO observed. All these results above show that photodefinable PBO is compatible with, is suitable for, and can be integrated as intermetal dielectric in GaAs HBT technology. 
Conclusions
We have evaluated and integrated photosensitive and photodefinable polybenzoxazole (PBO) as intermetal dielectric for GaAs HBT technology. We have characterized all the process modules required and have performed optimization and integration studies. Photodefinable PBO has been shown to allow the simplification of the intermetal dielectric flow and the reduction of required processes, when compared to a flow using dry-etch polyimide. Results show that PBO has good film characteristics and has more planarity than polyimide, when coated on GaAs HBT wafers, which typically has significant topography and thick metal interconnections. The photolithography processes, including coat, expose, and develop processes, in addition to cure and ashing processes were optimized to obtain the desired dielectric thickness, the required via dimension and sidewall profile, and at the same time perform complete removal of the PBO from the circuit street. All of the above shows that the PBO film is suitable for and can be integrated as intermetal dielectric in GaAs HBT technology. 
